



Brewster Kahle's Book

NE 43 - 3<sup>rd</sup> floor. HVL52

check pend. clk-1 poly gotk ))  
for

(load "AI:MMCM; salvage )  
(salvage - editor)

"ai:LMFS; FS, DOC"

Key to 38-328  
97513

⊗  
To /ispn room

Andrew Love 5-6488

David  
504

AR 9: Setnet;

pocket dict m1:dict;

file name map

Keywords for pocket dict

on m1:WBA;

is smaller dictionary

read dict: (huge)

m1:dict; mycel >

1 5 8 12 16  
10 3 6 13  
4 1 2 7  
11 5 7 14

11 2 7



5  
1 4 2

5

2 4 11

13 8 6 15

10 12 3

(5 14 14 7)

14




phases

max 2

7 5 10 16 7  
2 1 10 12 3  
2 4 11  
8 8 15



To get CIF out to Moss



- 1
- 2
- 3
- 4
- 5
- 6
- 7
- 8
- 9
- 10
- 11
- 12
- 13
- 14
- 15
- 16

4 2 7 10

8 1 6 18

12 3 9 1

16 5 11

N 1 0

S 1 3

N 2 0

S 2 3

E 1 0

W 1 12

E 2 0

W 2 18

N 1 1

S 1 3





N 2 1

S 2 0


ml: WBA; spel

Phase 1

Phase 2



Phase 4



at 23 → 16


01 → 4 → 16

23 → 4

EW = 2 Each thick x 2 loop x 4 repeats




NS = 1 Each thick


16



5	13	9	1
7	15	11	3
6	14	10	2
4	12	8	0



Side view






2  
1  
7  
3  
10  
9  
14  
13  
36  
32  
22  
21  
1544





no

Simplist  
for total message padding  
in packets



How many processors?

∴ how large address

smart or dumb how secure is it?

what is message length

smart: problems

heads come in message left behind until  
free path to go

group for heads only


for smart snakes  
 (No smart snakes)

recursion path  
 based on destination  
 que state  
 history of message - where it is coming from  
 puts on que


similar


max depth 211  
 head  
 path  
 with log<sub>2</sub> (BH)

head of que  
 get acknowledge  
 sends which  
 dir wants to go above




poss problem: encoding










[



0 01

1


1

1

1

1

1




0

1



2

3


N  
S  
N  
S  
N  
S  
N  
S




1



W



Carte



refinement  
or  $P_2$

40  
100



general

(20, 20) bit Address Message ~ 30-100 bits long  
(x, y). ~~no connection~~ ~ 5-7

bus will be ~ 2-36 wide

must put some of it together

Address 

R-field	nk-field
---------	----------

2/2



on input zero select.

reset before a message comes in  
count # of zero bytes if ever  $\neq 0$  don't count  
if it gets to the max # then set cross bars

Input reg: shifting cells

decision block: guess # of zeros?

prediction: can it tell = advantageous direction?  
prediction is correct?

use for mask  
K field

use for mask over que states. Then take smallest  
que state if that is full then (or any y set)  
Then must go for its advantageous direction  
invert mask and retest.  
if still full put in 1st free que [lossage]


(how to deal with direction, if can't find)



Sample every 3 hrs  
1.1 h/w each  
1 or 2 times



# OVERALL



okay?

Penny - left for weekend

(see you tonight or sun night or mon)




Must Handshake Handler asynchronous

see if can take a message then arbitrate  
must be conservative

counts the not full (or filling)  
input fulls

counts <sub>submits</sub> if left over then decide between ~~options~~  
options

Must use a queue & marks




input asynchronous  
output synchronous

"ai:husli; que newcif"

Please leave this here

~~unpublished~~

Went to the



... /

... /

... /

61210

Ad. C. 100

[illegible]




01 0.12 01 4

00101313


$$A \cap B = \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100\}$$

001000015

001000001 C.B.


$$\text{Length} = \text{Length}_{\text{pre}} + 47720220$$

much different tip to contact  
a contact without




1/13

R+W buses 7  $\lambda$  each  
2 bits control/reg single dir shift

note

R or W bus  
shift-regs  
1 bit control/reg double direction shift

Shift on  $\phi_1$   
Write on  $\phi_2$



21

$$= \frac{442}{403}$$

$w+1$

$h-2$




22

21


442 403

$$\frac{19}{24} = 456$$

write here




TYPE 2879 232 H89 WARM




Neither 10.511 + 10.511




SHL = 10.511

SHR = 5H.11





que cell



$Q_1 =$  shifting time or not  
 $Q_2 =$  writing time or not

for control/regs must be stable during  $Q_2$


$$\vec{SH} = Q_1 \cdot SH \cdot wr$$

$$\leftarrow SH = Q_1 \cdot \text{had wr in last } Q_2 \cdot SH$$

$$\text{Neither} = SH \cdot wr \text{ or } SH \cdot \bar{wr}$$

for control of control regs






wr	reg	2
0	0	0
0	0	1
0	1	2
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

weight	angle
0	0
0	1
0	2
0	1
0	0
0	1
0	0
1	0

WR  
↓  
metal


WR  
WR

poly





$$\overline{A+B} = A \cdot B$$




reg L  $\rightarrow$  send H on  $\phi_2$   
 reg H  $\rightarrow$  send WR on  $\phi_1$

$$\text{reg} \cdot \text{wr} \cdot \phi_2 \quad \phi_1 \cdot \overline{\text{wr} \cdot \text{reg}} = \phi_1 \cdot (\overline{\text{wr}} + \overline{\text{reg}})$$

— wr  $\cdot \phi_2$




$$\overline{\text{wr} \cdot \text{reg}} = \overline{\text{wr}} + \overline{\text{reg}}$$



$$\begin{aligned} \text{wr} \cdot \text{reg} &= \phi_2 + \overline{\text{wr} \cdot \text{reg}} \\ \overline{\text{wr} \cdot \text{reg}} &= \phi_2 + \overline{\text{wr} \cdot \text{reg}} \end{aligned}$$

1 or  
 1 and  
 2 or


just on  $\phi_2$  go on and on



A			
00	0	1	
10	0	0	
01	0	0	
11	1	0	

setnet  
1F AR 9

list of Ages




KA HLE


~~H/L~~ with 5/1

10/14 5129

$\overline{wr}$   $\overline{Q_1-SH}$   $\overline{Q_2-SH}$





ghe



$$\text{Nor}(\text{Nor}(\overline{\text{reg}}, \overline{wr}), \overline{Q_2}) = \overline{wr}$$

$$\text{Nor}(\text{Nor}(\overline{\text{reg}}, \overline{wr}), \overline{Q_2}) = \overline{wr}$$

1                  2                  3



# Spell Dictionary:

wba; dict taken in into file

small

ml: wba; Dict > (with suffix attached by Aff/B/D)  
or [X X] < wba > (Spell. Dict.)  
ABCE/B/m)  
not in order  
Now in HULSI: BK OUT

larger (subset of 2) ml: dict; word List in order

large

ml: dict; myself (danny says)

to get word out of

Line starts with P and  
ends with the word (after a numeric  
del. ends with next P starting line

c cycle-number (pairs of numbers)  
arrived at word  
1st num is how long + took  
2nd is optional  
g is worm put on g  
Bug completely saturated  
2 typed when  
cm: gavel

Key wordarray (link-array)

with-opa-file (foo " " :read)  
loop for

Outright +  
Outstrip /s  
Hallmark /m/s  
Calvary

wer  
Spell  
wer  
wer  
wer


# Memory control

$$\Phi_{i+1} = \overline{\Phi_i} + SH$$

$$\Phi_{i+1} \cdot H + \overline{\Phi_i} \cdot H + \overline{wr}$$

$\Phi_i = \Phi_i$

$\overline{wr} = \overline{wr}$



all on  $\Phi_1$

$$\overline{SH} = \overline{wr} \cdot \overline{SH}$$

↑ write on last cycle  $\Phi_1$       ↑ not reading out this cycle

$$\overline{SH} = \overline{SH} \cdot \overline{wr}$$

↑ not writing on output  $\Phi_1$       ↑ shift left on last cycle

feed back  
refresh  
not shifting



Bruno Kah

MIT NE43-352  
545 Tech Sq  
Cambridge Ma 02139

4 lines .16 Forkline Bendix  
din style

hypercon

specs:  
17" x 12"

8 layers

6800 contacts - 17 rows of 400 contacts each. 1/16" spacing

10 mils wire spacing

qty. 10

din connectors



# connector people

Own connectors? yes reliability

send specs, sample

can you take other's connectors

110" ~10 boards 6" x 10"

Tera dyne

603-889-5156

(x464 Fern Talbot)

8

make 4 layer inhouse

x513 Harry Cook

can order out wire approx

they make co

Nasua NH

sent <sup>specs</sup> ~~specs~~ <sup>or</sup> ~~he will call~~  
call him later he will call  
sending stuff

1/8" KS1005 Backplane

Garry

201-846-5280

Bill Schwartz 16-18 weeks

Call back at 3:30

1hr55

IPS specs wait time

they will use other's connectors

not printed circuit finger

very weight of copper

recommends  
NAFI connect

.015 width conductor } 2  
.015 spacing

scoring quotation  
#layers will  
#holes  
connectors

For quotation; size of board

Tyco Backplanes

John Scussel

Use other's connectors

sending rep

can not  
vinchester

See next page

TEL FAB

214-233-3033 <sup>sales</sup> ~~Engin~~ dept.

will call back

will send info

Harry Weaver x249

have ~~mass.~~ reps:

GM Associates in Framingham

Don Speil

617-872-4871

Dave Slatte

1-

ind. rep. on

Datalcom

Alco

~~890-8044~~

Wago say they

969-2620

~~Jon~~ Jon's do it  
suggested by

Augat

E/co 213-675-3311

Hank Horn x234+

I send

VG connectors 96 10

Priority  
Hes sending stuff

No Bar

Could do artwork

2250 Park Place

El Segundo CA 90245

Augat (Cheney)




Dave

~~But~~ Maxwell will call back

762-3164

Punt

# Comparator for Bidirectional wire



# Yields

assuming

chip 2147 is 80% yield

$$200 \times 150 \text{ mits} = 6480 \times 360 \text{ cm}$$

$$y = e^{A/k}$$

$$k = \frac{A}{\ln y} = 76 \times 10^6 \mu^2$$

$$\therefore y = e^{A/76 \times 10^6}$$

$$k \ln y = A$$

if willing to have 25% yield then

$$A = 1 \text{ cm}^2 = 10^8 \mu^2$$

proc/chip:

140 bits storage / cell

$$1/2 \text{ SWAP reg} = 23 \times 172 = 391 \text{ } \mu^2$$

$$= 109 \text{ K } \mu^2 \text{ / cell}$$

$$\times 64 \text{ cell/proc} = 7 \times 10^6 \text{ } \mu^2$$

$$= 28 \times 10^6 \mu^2$$


For gate cell

$$\sim 1000 \mu^2$$

64 100/16  
 8x8 ~~chip~~ board 64  
 256 boards

$$\begin{array}{r} 100 \\ 64 \overline{) 100} \\ 36 \\ \hline 512 \\ 768 \\ \hline 8192 \\ 64 \end{array}$$


4x2x2 = 256



3 layers



4x7x

1m = 2<sup>20</sup> cells  
 2<sup>19</sup> chips  
 2<sup>17</sup> boards = 128  
 2<sup>16</sup> square chip  
 1/8 of 10  
 16 dangle  
 3 boards



→

↓  
 16



W. J. L. L. L.

(Joe L. L. L. L.)

1/10  
10 bags 16 bags production

10 mls wire & spray

11 mls water corn  
pressfit cut solder

inhouse 30" 30"

Donot do bags

3/10, density, # of contacts  
the with  
pouches  
Rough  
# of bags, coll-well

20 power 10

10-12 weeks  
6 weeks  
Bare board test  
first test

\$1.50 Test future



Tyco meeting 7/21/81

Mark Newby

617-746-3869

310 layers are in current production  
{ 16 experimenting with them

{ 10 mils spire with + spacing standard  
8-6 is pushing, still possible but high fault rate: prekey (rakersee more layers)

connectors: they are not compatible with windster  
will use anyones.

He ~~was~~ was not familiar with Din connectors, will send  
windster fit on it.  
records press it rather than solder

wire wrap option: unsure if possible with din connectors  
maximum board din 30" ( $\frac{1}{2}$ " x 30" ( $\frac{1}{2}$ "

rewind

They do not do layouts. There are firms that do.

Take 8-10-12 weeks for a run. 6 weeks for premium cost

Testing: 2 types (1) bare board test, they make a test bed (of pins)

to test each interconnection on a board  
cost: \$1.50 per hole usually not done on prototypes

2) Find test test for shorts + open with connectors on,  
will tell us of problems, but they own

No problem with current tech to do 17x12, 10 layers, 16 boards, 2 wires between, 800 contacts/board  
Will: phone estimate, send windster + other (if any) over

! impressions:

solid person, ignorant of din, willing to help work on  
half cooked specs.

To get questions:

- 1) dimensions of board
- 2) wire spacing twiddle
- 3) # of layers
- 4) # + type of connectors

5) weight of copper 20g for power + gnd } common  
10g for signal

100g symbols (for some reason)

6) extra parts on board  
power + gnd layers

12  
AMP connectors

1000 series BGA connectors

low insertion force

product tech 879-6850 MIT ref  
Brian Mahony 215-647-1000 x489

Test machine loads

36 lbs insertion force

500 series

can be put into multilayer boards

60

How to program Cam chip

easy: have a word who's bits map to the options  
load during boot

hard: self optimizing (bla.)

have guess signal processor or something like they  
were used

easiest implementation:

have all options there, some can be  
turned on or off, in parameter set

harder: Floating gate cells that can be assigned to  
input, output, processor.

easy / 2 deep gate input & output & processor  
3 deep for processor

# Comm Chip

## options

queues: no queue  
input queue  
output queue

how deep

floating queue

how many (programmable?)

internal word length (this better be fixed)

constraint: delay on chip is (at least)

$$\pm \text{cycles} = \text{word length} / \text{bus width}$$

$$= 20 / 2 = 10$$

## Decision Block

~~options~~ options

determined direction based on address  
eg go to card 7 then 7  $\therefore$  output or input queue

choice of directions based on address + state  
eg between all advantageous directions

output queue optional  
input queue optional


To decide if going for 0000 or 1111

must take top  $k+1$  bits and determine how  
zeros or ones

Digital Computer  
inverted, denoted

given  $k=2$ , in computer

4 or 6 bits



0000  
0001  
0010  
0011  
0100  
0101  
0110  
0111  
1000  
1001  
1010  
1011  
1100  
1101  
1110  
1111

Daughter Board  
quantity 18 18  
4 or 6 layers

1200 pins on connectors

~~8 1/2~~ 12" x 20"

68 pins/chips X 48 X 16 chips

Automated Artwork  
Generator





# Art work people

Computer vision 215-1800  
No Go

Appian wrong route

Electronick No Go 213-884-5057  
Paul King 2184

Photo Sciences

Dept G 17923 S Winton

Marv Graphics

Less Woods

213-701-1004

sent 8/4  
Send him info to contact  
20416 Pirie St  
Chatsworth CA 91311

Graphics Engineering

Then

Take Haverbergs

tapes put out master network

Photo Circuits

Dave St Andre

will call back

about

PC boards

516-798-1000

Automated Systems Inc

Mike Wilson

Don't put name too on  
Tuesday

# components on daughter

will send quote

# pins on mother

take pin desc and do list  
on both daughter & mother

melt wire - wire to wire for Bogasano  
16m all coming in  
6.2m all ~~the~~ copper magnet wire  
sending stuff

10 layers → 20.3 layers

can make 5 layers

300 soldered 300

Paul Loran 603-889-0083 ← call later  
regional sales manager  
Nashua NH

41 Simon St  
Nashua NH

03060 send footprint of chip

6 weeks lead time

1-10 pins

two 6 pins 130 45 pins 130

App Connectors Inc

1-717-564-0100

1-215-647-1000 x499 Government Ave

Tom Abac will call us

(-404, 0) 1397

740 x 551

Winchester

typo connectors

meeting Wed 1:30


Joel Levine

~~203-274-8891~~

617-256-8791

3-

inputs: read, write, read, write  
 outputs: read, write, read, write



inputs  
 = read  
 = write

meta: read

meta: read

meta: read

meta: read

$\Phi_2 \cdot \overline{SH}$   
 $\Phi_1 \cdot SH$

$\Phi_1 \cdot \overline{SH}$   
 $\Phi_2 \cdot SH$   
 $\overline{init}$   
 $\Phi_1 \cdot SH$   
 $\Phi_2 \cdot \overline{SH}$   
 $\overline{wr}$   
 $\overline{\Phi_2}$   
 $\Phi_1 \cdot \overline{SH}$

$\overline{r \cdot w} + \overline{r \cdot w} + \overline{w \cdot r}$   
 $\overline{r \cdot w}$   
 $\Phi_2 \cdot \overline{SH} \cdot \overline{init}$   
 $\Phi_2 \cdot \overline{SH} \cdot \overline{wr}$

$\Phi_1 \cdot \overline{wr}$   $\Phi_2 \cdot \overline{wr}$   $\Phi_1 \cdot \overline{wr}$

$\Phi_1 \cdot \overline{wr}$   $\Phi_2 \cdot \overline{wr}$   $\Phi_1 \cdot \overline{wr}$

$\Phi_1 \cdot \overline{wr}$

meta: read  $\Phi_1, \Phi_2 \cdot \overline{SH}, \overline{wr}, \overline{reg}$

for writing:  $\Phi_1, \Phi_2 \cdot \overline{SH}, \overline{wr}, \overline{reg}$

$$\Phi_2(\overline{SH} + NSH) = \Phi_2 \cdot \overline{SH}$$

$$\Phi_2(\overline{SH} + NSH) = \Phi_2 \cdot \overline{SH}$$

$$\overline{SH} \cdot \overline{read} \cdot \overline{wr} = \overline{r \cdot w}$$

$$\overline{SH} \cdot \overline{wr} \cdot \overline{read} = \overline{r \cdot w}$$

$$NSH = \overline{read} \cdot \overline{wr} + \overline{read} \cdot \overline{wr}$$

$$= \text{XOR}(\overline{read}, \overline{wr})$$

$$\overline{SH} = (\overline{SH} + NSH)$$

Start carry = 1 inc

Data	internal carry (inc)	Data	carry
0	0	0	0
1	0	1	0
0	1	1	0
1	1	0	1

Data	carry start: 1	Data	carry
0	0	0	0
1	0	1	0
0	1	1	1
1	1	0	0

0. —

$$N \text{ Data} = OData \oplus \text{carry}$$

$$\text{inc } N \text{ carry} = ODATA + \text{carry}$$




$$\text{dec } N \text{ carry} = \overline{ODATA} + \text{carry}$$

1 1 1 1

1 0 0 0

1



# Serial access (Dynamically)



$$V_T = V_{T0} + \sqrt{V_{SB}}$$

↑  
Body-source diff

## 3-transistor ram



00

gpc (6 hrs/simulation)

~~100~~ Batali

RAM (extra padding)

Incrementer design

Dictionary

Mother's work

mother taking artwork 11,650  
etc.

table load ~~1600~~ 1600.

2 pieces 1300 each

3 pieces 1000 each

10 p 560 each

No assembly work

tell it  
prioritized charts

Daughter 40/3 16,450

23.5 length band  
2/10 each unit

table load 2,000

8 pieces 727 each

130 piece 628 each

Aug at

Burium Copper + Brass

wirewrap 3 levels / pin

they do drawing

2 weeks design on

~~12~~ 12 weeks

daughter board probably need  
22.5 x

couple thousand each  
around \$1000 \$2000

tes

mother

can wire wrap to  
press At


10¢ / wire firm

15¢ wire programming (1 time)

(up to 1000 Design (1 time)


Board Less connectors  
+ wirewrap \$500

testing for opens



Control system

Rise before  $q_1$  (after last  $q_1$ )  
 Fall after  $q_2$  (before next  $q_1$ )  
 (before)



give the control



speech  
dpl.nlm\_t  
cd lsi


(break v)

dir directory

cd <lsi.lsiaa>

type lsiaa.lpt

FTP  
connect ai  
ws cii  
get Arroyo.Lite  
disconnect




Structure and route 1 ; means a 3 ended wire to  
 route 2  
 module interaction { ~~thru~~ - around - corner  
 around - corner  
 up - to assumes shortest path in that direction  
 right -  
 down  
 straight - connect assumes river or permutation connection  
 between obvious points

wire interaction { top level constraints:  
 (do-not-cross < cable-name >), (Do-not-cross "Anything")  
 (can-cross < cable-name >) can-cross "Anything"  
 ?? Around corner ~~top level~~ < corner spec > < cable-name >  
 yuck

VDD+GND always in metal, with width

# Mod Placement

h.u.



b1 SR b2

b1


(SR b1 b2)

(OR b1 b2)

S	D	V
A	T	R
		L
2	2	4 16

def constraint 'optional-name'  
align-top block1  
(?? input 1 block2)

def constraint 'optional-name'  
block1 to right of block2



(PP-object B1)  
def block (PP (constraint) b-mode)  
constraint 'const1' \*inset to right of  
part inputs cable  
contact1  
contact2  
cable3

part output wire  
contact1

def wire (PP (number-of-them)  
from (?? output block1)  
to (?? input block2)

# Fonts on color screen

(funcall color-view 'set-font-map (list <sup>smallest</sup> tr8))

↑  
(or Bigfont)  
bigger

(format color-view "foobar")

prints foobar on color screen.

windu info  
Lm wind; windok XSP  
~~windok XSP~~

win for reviving  
DDL Draw  
(Internal-based startup)

Files

~~BLK COM~~

BLK BUL

BLK BAS

BLK INET

BLK Wind

~~BLK COM~~

PRIMOB  
proto type  
Database  
Jobs  
→ Buffer structure

Daed stealing

DPL: Default-layer-list

flavor Bucky-Pane

in Daed startup screen-Rounding-mode

Bucky-table

and color-screen

in Do-it  
in Internal daed startup  
the empty-list?

Daedalus-running

& rebuild-types

buffer-list

view-list

color-to-LW

in method daed-status-pane show-status

view-name  
cell-value?  
assigned?

property poly-contact  
draw-box  
diff. color

DPL: Def daed com

BBox-from instance

pack up parameters in LKCOM

method DaedPane: combined init

is in  
→ InitPDS  
Daed-Initiation-pane  
Window-Color-list  
in BLKBAS  
BLKCOM

Screen-list

Set f?

refresh

View Buffer-view-list

put Block in

Layer - default size,

← Row - Row

Interpreter in

"OPL; make ?"

make-a

make-named

(Prgh 'compile

(Defun (Bla Males-function) (\* me))

(Partg ...))

(Deftype -Block 'Bla

1/ (Pre-proc beo-pre-proc)

(Post-proc beo-post-proc)

(Primary-params ((eng 7) (width 7))))

(get 'Bla 'Males-function))

'Bla)



Cont-part 1


$$\text{out} \quad \frac{n_{\text{reg}} + n_{\text{wr}}}{\text{reg} \cdot \text{wr}} = \text{reg} \cdot \text{wr} \quad \frac{Rt}{\text{reg} \cdot \text{wr}}$$

Cont-part 2


$$\begin{array}{cc} \text{out} & \frac{\text{reg} \cdot \text{wr} + \phi_2}{\text{reg} \cdot \text{wr} + \phi_2} \\ \text{"} & \\ \text{reg} \cdot \text{wr} \cdot \phi_2 & \text{reg} \cdot \text{wr} \cdot \phi_2 \end{array}$$

# que documentation


que-cell without metal



que-cell



Cont-part 2



nreg from meta control  
nwr from common bus  
 $\Phi_2$  from common bus

nwr-out goes to  $\Phi_2$  goes to phi2nwr on que-cell  
wr-out goes to common bus



$$\vec{r} \cdot \vec{w}_r = \vec{s} \cdot \vec{A}$$

$$\vec{s} \cdot \vec{p}_1 \cdot \text{init} = \vec{s} \cdot \vec{p}_1 + \text{init}$$

$$\vec{w}_r \cdot \vec{r}$$

control reg-cell

shifter phi 1




This array initializes by filling the registers with Highs.  
Then it fills up by shifting ( $\overline{SH}$ ) in lows

$$\begin{aligned} \overline{SH} + N_{SH} &= r \cdot \overline{w} + \overline{r} \cdot \overline{w} + r \cdot w \\ &= \overline{\overline{w} \cdot w} \\ &= \overline{SH} \end{aligned}$$

# To Test Chip

$q_1, q_2, q_1, q_2, q_1, q_1, q_1, q_1, q_1$

init<sup>H</sup> 

$q_1$  <sup>H</sup>

$q_2$  <sup>H</sup>

$q_1$  <sup>H</sup>

$q_2$  <sup>H</sup>

wr<sup>H</sup> 

write in data

check if correct data

check que-empty + que-full

wait a while, check that que-empty is high  
que-full is low

repeat for longer <sup>rdwrite</sup> duration  
to test completely.  
go to que-full

To Test chip

q.

PI

(load "route; pi") or pi16

~~then~~ in (route; piman doc) is an short example

in deed under extra-fet  
(partg aa two-fets)  
(prepare: route (>> aa))  
(un-route aa)  
(convert problem (>> aa))  
refresh menu

Kipi Sample > in good test

(~~egg~~-on)

~~yes~~ (77 connection points main-regs)  
next-state)

(the role names (77 77))

5 chip 3; had 7

~~(load "Ic, and path init")~~  
(load "5 chip 3; dpath defsys")  
test-main-regs)

ridary  
-m-  
invents



For it to make it:

accept advise

asthetics

increased

1. add mobile phone

2. how many more

is when moving the block down  
how the get back to route

3. How much to report if changes in day are  
are changing due to teaching.

Tell where extra space is for had optimizing

Hand-wire  
(or not) data-enable lines

clock-circuits

bottom-pads

data-bus-routing

left-external-bus

Pins  
Fuhobj

RPREP

(initialize-plas())  
if "field" error

2n (handwire gnd-wiring)

(paint 6 scheme 8p

fake objects

butali; fake >

fake

(load

(xpath (kzp obj))

fakeobj defcells

↳ parts of scheme

(load) in order

butali; 1mutil glas

(load b; "zwei"

(load b; "sys"

butali; "plas >"

"Schip3; sysdef >"

<super> E ~~complex~~ ends better


(;load-system fake

(;load-system plas)

schip3; hog placement & routing of up and

in hog (schip-part name ( <sup>depend on taking it</sup> real part fake-part)

rayatt is def of 2<sup>nd</sup> layer soon




diff-metal  $1452/\mu^2$

metal cap  $2 \times 10^{-5} \text{ pF}/\mu^2$  or  $5 \times 10^{-5}$

diff cap area  $7 \times 10^{-5} \text{ pF}/\mu^2$   
per inch  $20 \times 10^{-5} \text{ pF}/\mu$

XOR



$6 \mu \times 1000 \mu$   
 $6000 \mu^2$

more  
20

metal capacitance

(for 3 trans run  
 $6000 \mu^2$  metal)


$24 \mu$  per inch diff  $\times 24$   
 $36 \mu^2$  diff  $\times 24$   
 $8 \mu$

C
$12000 \times 10^{-5} \text{ pF}$
4800
<u>10000</u>
20000
.2 pF

6000

Tin Cherry

H0/6



1 →

# Caps on Bit line B

24 bit 3-transistor RAM

per each cell		cap	r
metal cap	$3 \times 24 \mu^2 = 72 \mu^2$	<del><math>2.5 \times 10^{-5} \text{ pF}/\mu^2</math></del> $2.5 \times 10^{-5} \text{ pF}/\mu^2$	$3.6 \times 10^{-3} \text{ pF}$
diff sidewall	$6 \times 4 \mu = 24 \mu$	$20 \times 10^{-5} \text{ pF}/\mu$	$4.8 \times 10^{-3} \text{ pF}$
contact	1 contact	$150 \times 10^{-5} \text{ pF/contact (guess)}$	$.15 \times 10^{-3} \text{ pF}$
diff field	$36 \mu^2$	$7 \times 10^{-5} \text{ pF}/\mu^2$	$2.5 \times 10^{-3} \text{ pF}$
<hr/>			
			$11.05$
			$1.61 \times 10^{-2} \text{ pF}$



Total cap on a transistor  
.26 pF


$10 \text{ k}\Omega/\mu^2$

15800 cycle/sec


15K

3mk









5/24





Radl Haddr

116






*James Chen*





# ALU




$$\equiv F$$

$$\bar{A} \cdot \bar{B} = A$$




$F_0$	$F_1$	$F_2$	$F_3$	at	
0	0	0	0		0
0	0	0	1		0
0	0	1	0		0
0	0	1	1		0
0	1	0	0		0
0	1	0	1		0
0	1	1	0		0
0	1	1	1		0
1	0	0	0		0
1	0	0	1		0
1	0	1	0		0
1	0	1	1		0
1	1	0	0		0
1	1	0	1		0
1	1	1	0		0
1	1	1	1		0





Decoder



selector



mid 4/16



$$26/2 = 13$$


need

5/24 decoder

↑      ↑  
binary   1 bit high  
word     rest low


30f 4/16 decoder

must be as flat as possible



24.7 + 30

ram cell (6λ storage)



Area =  $261 \lambda^2$

Total size (1<sup>st</sup> approx)

height =  $250 \lambda$

width =  $696 + 30 + 254 \cdot 3 = 1488$

figuring decoders  
end to end

H = hod  
S = tsip  
g = gepet

\*Yippies\* \*Lords\* \* ↑



River route

Ad.


91 91

1661 selector

5-1/2 per selected lines

27/08/2019 6:51/08

← HIP 7 report f!



Se/edar





Shower (long poly pads)

200 197200 m/L (1)

01 + 100/47

140d ← paper 71





$$\text{Area} = 1350\lambda \cdot 350\lambda = 472500\lambda^2$$

1 cm x 1 cm max size of chip

$$500k\lambda^2 \cdot (2\mu m/\lambda)^2 = 2000k\mu m^2$$

$$\mu m = 10^{-6}m = 10^{-4}cm$$

$$= 2 \times 10^6 (10^{-4}cm)^2$$

$$= 2 \times 10^{-2}cm^2$$

$$= .02cm^2$$

put on 50 of these without wiring

# Use of Central Proc.

Register names

Flag names

keep address of friends [

- tic
- tac
- toe
- x
- y
- z

condition  
flags  
that  
you  
can  
test

[

- tic-full
- tac-full
- toe-full
- out-full
- a
- b
- c
- true
- global
- false

output-to: target

output-data: out

for  
global  
sync.  
"Ored" with  
all other  
globals in machine

messages arrive here [

- tic-in
- tac-in
- toe-in
- null contains 0

When message arrives

goes into {

- tic-in
- tac-in
- toe-in

+ sets tic-full

to send: put data in out  
put address in  
out-full is set



Code for simulator 2/23

inst = (Add <cd-#> A B 5 0)

(move 2 A B)

(Assemble 'inst') (assemble 'prog' (Add))  
(Run (Assemble 'inst'))

(repeat I 1 23)  
(Add I. -))

Does with  $I = 1, 2, \dots, 23$

ACV~~U~~CU AB

AUB~~U~~AB

Bool A B  $\rightarrow$  A

Bool A F  $\rightarrow$  A

ADD A B  $\rightarrow$  A

SUB A B  $\rightarrow$  A

AND (length A)  $\rightarrow$  F

which is AND  $A \cdot \bar{B} \rightarrow F$  x24

OR (length A)  $\rightarrow$  F

which is OR  $A \cdot F \rightarrow F$  x24

compare (length A, length B)  $\rightarrow$  F

which is  $A \cdot B \cdot F + \bar{A} \cdot \bar{B} \cdot F \rightarrow F$  x24

F  $\rightarrow$  A

A  $\rightarrow$  F

B  $\rightarrow$  A

F  $\rightarrow$  F

F  $\rightarrow$  A, A  $\rightarrow$  F

inc A  $\rightarrow$  A

dec A  $\rightarrow$  A

permute A  $\rightarrow$  A hack by calling  $\bar{A}(A, A)$ ; good for shift

0  $\rightarrow$  A

1  $\rightarrow$  A

0  $\rightarrow$  F

1  $\rightarrow$  F

Possible want: Shift-move (length A)  $\rightarrow$  B

$$EQ = \overline{XOR}$$

$F_1$     $F_2$     $F_3$

0   0   1

$C = (EQ \ A \ B)$  compare

0   1   0

$AC + A\bar{B} + \bar{B}C = MAJ(A \ \bar{B} \ C)$  subtra

1   0   0

$AC + AB + BC = MAJ(A \ B \ C)$  Add

0   0   0

AC

1   1   0

A + C

$F_3$



$F_2$




$F_1$



CARR 1

$F_4$



$$F_1 = \text{maj}(A B F)$$

$$F_2 = \text{maj}(A \bar{B} F)$$

$$F_3 = \text{comp}(A B)$$

$$F_4 \stackrel{?}{=} \text{shiftmove}(A B)$$

$A$

$F$

$F$

$0$

$F$

$F_0 F_1$

$F_0 F_1$


$0 0 0$

$1 1 1$

$1 0 A$



$0 1 \bar{A}$

$A$   
 $A$   
 $0$   
 $1$



$A_2 F_3$

# Function Box




$$A \cdot \bar{F}_0 + \bar{A} \cdot \bar{F}_1 + \bar{B} \cdot \bar{F}_2 + B \cdot \bar{F}_3$$







B

selector 16/1



+++


idea:





# Execute Instruction

(way to individually program  
an ALU, take instruction  
from flag  
one per cell





valid before ready after write


# CHERRY-RAM<sup>®</sup>

RD  $\Phi_2$  4D  $\Phi_4$

schedule lines

READ  $\Phi_2$

WPC  $\Phi_4$







RAM

BIT


BIT


4 phase, non-overlapping clock  
Read on  $\Phi_2$ , WE  $\Phi_4$

# Heart (1 per chip)




~~the~~ Bootstrap driver





# Large Dynamically Allocated ~~memory~~ register system



Size:

sh reg 50 bits  $\times$  # of mem dep

crossbar input

K inputs

(+ dep of sh reg

1 or K bypass



USE:


transparent: bypass shreg

problem: would need  $K$  bypass paths

long shreg system

tie each shreg output to input of next  
(assuming bidirectional registers, or  
alternating registers)

use only every  $N$  B input

~~you~~ use long shreg idea but can take off the  
output from anywhere (the head of shreg)  
prob: using alternating scheme, can only  
take odd # messages 


problem with long shreg:

don't have to start next year  
always (possibly unnecessary)  
limited in size

load "sys ?" <sup>butali</sup> "  
load "pla ?" <sup>butali</sup> "  
make-system 'pla)

(1) k small-selector

To specify PLA for John Bat



need  $n$ , List (combination of inputs to turn on  $0^{th}$  element of  $m$

" " " " " 1<sup>st</sup> " " "


⋮

)

ie if want 0001 to turn on line 0 then  
0101 " " " line 1

4, (0001 0101 ...)

$\phi_1 = PC_1$   
 $\phi_2 = \text{Read}$   
 $\phi_4 = \text{wr}$   
 $\phi_3 = PC_3$



up-down lines needed

Common share

$\phi_3$   $\phi_2$   $\overline{\phi_4}$




Select lines  $\phi_2$



VDD  $\phi_1, \overline{\phi_4}, \phi_2$


RAM

$\phi_2$   $\phi_4$




# Flag register







PR  
 $\phi_1$   
 $\phi_2$   
 $\phi_3$   
 111 Ave St.






xor

A	B	C	A+B+C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A

xor

A+B+C



xor  
industry  
goodie


$$\Rightarrow \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$\bar{A}BC + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$






Security

Pla alupla




Xor




11  
00  
10



OK



24



~~X 0 0~~  $X = a \oplus b \oplus c$  (parity)  $y = \text{maj}(abc)$   
~~X 0 0~~  $X = \bar{c}$   $y = b$

Y 0 1  $X = y = a \wedge b \wedge c$

X 1 0  $X + y = a \vee b \vee c$


0 1 1  $X = b$   $y = (a \oplus b) \wedge c$  (more)

1 1 1  $X = c$   $y = b$

$a \oplus b' = \overline{a \oplus b}$


0 0	0
1 0	1
0 1	1
1 1	0

1	1	1	1
A	B	C	A ⊕ B



$A \oplus B \oplus C = ABC + \bar{A}\bar{B}C + A\bar{B}\bar{C} + \bar{A}B\bar{C}$   
 $\text{maj}(ABC) = ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC$

16,110  
 message delay rec.  
 permutation of all messages in the system  
 131 cycles  
 Message cycle  
 delivery



AND plane output

$A \bar{B} A C$

A

B

C



$\bar{D} \bar{C}$

$\bar{D} C$

no

$\bar{A} B$

$A \bar{C} \bar{U} \bar{A} \bar{B}$



$$A \bar{B} B C \quad (A \bar{B} \bar{U} \bar{A} \bar{B}) \cdot \bar{C} U \quad (A \bar{B} \bar{U} \bar{A} \bar{B}) C$$

$$A \bar{B} \bar{C} \bar{U} \bar{A} \bar{B} \bar{C} \bar{U} \bar{A} \bar{B} \cdot \bar{A} \bar{B} C$$

$\bar{D} \bar{C} \bar{C} \bar{A} \bar{C} \bar{U} \bar{A} \bar{B} C$


maj(ABC)

$A \bar{B} \bar{C} \bar{U} \bar{A} \bar{B} \bar{C} \bar{U} \bar{A} \bar{B} C$

✗


1 4 7 10 13 2 5 8 11 14 3 6 9 12 150

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15



$$\text{maj}(ABC) = (A \oplus B) C + AB$$

# ALU



instruction set

C1 C2 C3

X 0 0

X 0 1

X 1 0

0 1 1

1 1 1

X

$a \oplus b \oplus c$

$a \wedge b \wedge c$

$a \vee b \vee c$

b

c

Y

$\text{maj}(a, b, c)$


$a \wedge b \wedge c$

$a \vee b \vee c$


$(a \oplus b) \wedge c$

b

poly



metal





stix

(load "ml:msky;stix")

(stix-edit)

purple = buried

x-help

x-thick - ex, rads to real thickness

<help>

x-translate goes to DPL

x-clear

x-scale

(center-mouse)<sup>2</sup> = center at that point

(center-mouse)<sup>3</sup> = center object

re edit part

rp instantiate a part

rx x-dim compaction

restart

(ch.p-unit) clears buffers

(stix-edit) startup

can use ~~the~~ \*.press  
forms yeh

BKcell  
BKcellf  
BKchip

Empress <#>c fn. press  
redraw/m  
image -

Pressedit Slides. Press ← too. press . . . . .

↑  
destination  
file name



903

A/Ho

Programs  
Draw

calling  
(Draw 8/2

gives finer grid

redraw

empress

neptune ~ Dired

using's password  
Frobable

file types

• draw → redraw  
• press →

→ done by empress

circle.draw has circles in it

in draw

1g grid for boxes

1t changes text cursor placement

<Tab> = 1L

left button = exact point

middle button = point on nearest object

right button = ~~straight line~~ grid point nearest cursor

1w ~~write~~ write in file trash.draw

1r read in file trash.draw

1u undo

1Q Quit

Pads in "schip3; pads"

iopadbuffered

poly

dff

metal

enable - input

enable - output

bottom (use it as input)


:

# ALU PLA Description

- 1) two cases Decode instruction set and select among all of the replies ~~arrange~~ i.e 2 plus
- 2) or one large PLA


- 1) instr PLA inputs  $C1, C2, C3$   
 outputs: 1 is high if  $\overline{C2} \cdot \overline{C3}$   
           2                     $\overline{C2} C3$   
           3                     $C2 \overline{C3}$   
           4                     $\overline{C1} C2 C3$   
           5                     $C1 C2 C3$

∴ need only AND Plane




compute PLA


1 < (Break) >  
 page +2



# Super Buffers + BRAM Driver



MISSING ON PROTO 96B



# ALU PLA

$$D \equiv A \oplus B$$

$$X = \overline{C_2} \overline{C_3} D \overline{C} + \overline{C_2} \overline{C_3} \overline{D} C$$

$$+ \overline{C_2} C_3 a b c$$

$$+ C_2 \overline{C_3} (a \vee b \vee c)$$

$$+ \overline{C_1} C_2 C_3 b$$

$$+ C_1 C_2 C_3 C$$

min terms	out of 8 plane lines
2	1, 2
1	5
3	4, 5, 6
1	7
1	8

$$Y = \overline{C_2} \overline{C_3} (D C \vee A B)$$


$$\text{from } X \quad \overline{C_2} C_3$$

$$C_2 \overline{C_3}$$

$$\overline{C_1} C_2 C_3 D C$$

$$C_1 C_2 C_3 b$$

$$\frac{1}{1} = 12$$





calculations  
selector

$$16 \times 5 = 80 \times 4$$

$$= 120$$

ALU

16

$$= 408$$

24x17

$$= 50$$

$$= 24$$

RAM  
RAM driver

Plug


$$1000$$

$$110 \overline{) 1000}$$

$$\begin{array}{r} 24 \\ 17 \\ \hline 168 \\ 24 \\ \hline 408 \end{array}$$

175

7



Ph



- 1 if "or" happens <sup>PO Box enable</sup>
- 4 inst <sup>PO Box</sup> to override if "or" happens
- 4  $\phi$ s
- 3 gnd 1111 (yes)
- 1 bias pad
- 2 global bit and
  - 1 to left
  - 1 to right of machine

- 1 data line comd bidir  
yes your message was received
- 4 bits to set processor com c

$\Rightarrow$  1 control in (enable to decode)  
~~yes your message is received~~  
1/2





PO Box Round  
receive: 30nd 24 data  
                  24 addr  
                  1 message 1.1

receiver receive 24 data  
control (distinction 10 bit for data)

Send:  
route decides if can take one  
if no one wants it 000.0 message

Flags


daisy 3.1




Global wire or 0 Bit

Comp row-column decoder





"AT: RSG; Hinge load"



10

2700

# RAM chip

Pads

<sup>in</sup> 4 sel A

4 sel B

4 RAM RD & WR

3 RAM Driver 1 per row

3 RAM Driver 3 per cell

2 VDD & GND



out

1 AS hand out


1 B out

1 extra A out

21 Pads




Left-connec<sup>t</sup> vdd-top and-top  
 prechg-top  
 Prechg-bottom vdd-bottom gnd-bottom



super buffer  
 vdd-connect-top  
 gnd-connect-top  
 in

out



special-selector  
 in-16  
 Flag selector  
 in-1  
 super-buffer  
 GND-connect-top vdd-connect-top  
 GND-connect-bottom

set  
 out  
 ↓



Play - Rewrite - driver

Read-top GND-top-left

GND-bottom-left


a-out  
(poly contact)

odd-top  
phil-top  
write-top  
NAP-top

a-in (diff)

special-ran-with-drivers  
gnd-line

AND-2-top  
read-1  
write-1-top  
and-3-2  
read-2



AND-connect AND-line

Small-selector PLA

in-1  
in-2  
in-3  
in-4

AND-connect

out-1 out-2 - - out-16

Pads

Precharge-in  
Bow

4 Bsel-in

4 or 5 Ram stuff

4 A sel-in

phil-in  
a-out  
Alu-in  
NOP

read-in  
write-in

8  
8 in

in phi  
in B+in  
out

2  
in  
out


~~write-check~~

6  
Ram  
4 in  
4 in  
4 in  
NOP

# Pads

B-selector-4 B-select-3 ... B-select-4 A-select-4 ... A-select-2

Precharge  
B-out



write  
Read  
Phi 1 -  
a-out  
~~bit out~~





RAM-read-1  
RAM-write-1  
RAM-read-2  
RAM-write-2  
Bit-in  
NOP

VDD - Bot. - 23, - 47

VDD - Top - 23, 13

Need  
~~decentralized~~  
~~simul~~  
 machines

Controller  
 von Neumann  
 Processor Cell



Controller  
 Program  
 test  
 schedule

von Neumann  
 SIMD

# Thesis:

Alto diagrams

✓ bk alu. draw

✓ bk cell.

✓ bk cell/f.

✓ bk chip.

✓ bk cm

b k cmf

b k global

✓ b k ram

b k ram dr. draw  
x  
5.1

d alu ✓


d cell ✓

d cell/f ✓

d chip ✓

d cm ✓

draw ✓








~~global~~

b k donn. draw


connection machine = dcm

Bk von. draw











*(scribble)*



*24*

*4 in*  
*4 in*  
*1 out, 1 out*  
*1 bi, 1 bi*

*36 pads*

100

can D bi  
can D gate  
free in

6


free int  
free in  
free in + gate

can D bi out  
can D gate

GND


10

can V in  
can chip in  
can D2  
inhibit in  
inhibit out



GND

100




11111  
11111



11111  
11111

1111  
1111



6


inhibit bi  
inhibit gate in  
inhibit gate out  
inhibit out

inhibit bi  
inhibit gate in  
inhibit gate out

GND

can chip in



inhibit in  
inhibit out  
inhibit out



100

10

LAYOUT




# Flags


1/7/83

after phi = 2  
→ 0  
after phi = 2  
→ 1


VARIABLE  
FLAG



GLOBAL



COM E



ZERO



Port 4 (out)


again for sel  
inb-0 to 3 sel-0 to 3

GND <sup>supply</sup> ~~ground~~ <sub>to</sub> clock <sub>to</sub> core <sub>to</sub>  $\phi_1$   $\phi_2$   
in in in in in in

inhibit outputs  
toggle in in in in in in

1/2 section

VDD  
in









Carry  
1/2

1/2

1/2 6/16

1/2 Come Back

1/2 P4

1/2 P4

1/2 1/2

1/2 1/2

1/2 1/2

1/2 1/2

1/2 1/2

1/2 1/2

1/2 1/2

8 sel  
1/2

1/2 1/2

selector.lisp

Flag-section.lisp

<Kalleen> Chip.lisp

chip-pads.lisp

load.lisp

<.cm> selpla

1 / Ino

1200 2

# R-C constants in MOS

	R	C
poly	20 $\Omega/\square$	<del>4.2 <math>\times 10^{-3}</math></del> 6.9 $\times 10^{-3}$ pF/cm <sup>2</sup> = 6.9 $\times 10^{-3}$ pF/ $\mu\text{m}^2$

diff field

7  $\times 10^{-5}$  pF/ $\mu\text{m}^2$

diff sidewall

20  $\times 10^{-5}$  pF/ $\mu\text{m}$

metal

2.5  $\times 10^{-5}$  pF/ $\mu\text{m}^2$

contact

150  $\times 10^{-5}$  pF/contact



Phi 3 in-out in-out in-out 3 set 0.5 set 3

in-out  
Out-out

global


carry

Alma E-bus phi-4 phi-3 in-out 3/10 3/10 3/10 3/10



$$S \triangleq \frac{W}{L} \quad \frac{L}{W}$$



$$4/2 / 2/4 = 4$$




$$2/4 / 4/2$$

$$2/4 / 4/2$$



4



input 1 = H  $\Rightarrow$  output pad  
 enable




input 2 = input pad  
 enable  
 H = input pad






10 pad buffered


input 1  
 input 2  
 Bif-in



# I/O Pad buffered







12 nsec delay

12.5KR

~~15~~ pp  
3pt

4 nsec

RF = 500

one  
pro


Ram Rd+write poly lines  
if 4 cells high

16  
5  
30  
850

2

375  
4  
1500

32 for rd, 80 for write



125  $\lambda$  poly, 80  $\lambda$  gate

$$250 \Omega / \text{poly} = 12500 \Omega$$

$$= 12.5 \text{ K}\Omega$$

at 1.5  $\mu\lambda$

$$2\lambda \times 125 \lambda \text{ poly} = 200 \mu \cdot 3\lambda = 600 \mu^2$$


$$PW \times PL = 2.25 PW \cdot PL \times .4 \times 10^{-4} \text{ pf} = 2.400 \times 10^{-1} \text{ pf}$$

$$2\lambda \times 80 \lambda \text{ gate} = 125 \mu \times 3\lambda = 375 \mu^2$$

$$PW \times 12 \cdot W = 2.25 PW \cdot 12 \cdot W \cdot .4 \times 10^{-4} \text{ pf} = 1.5 \times 10^{-1} \text{ pf}$$

$$3.0 \times 10^{-1} \text{ pf}$$

$$4 \times 10^{-1} \text{ pf}$$



metal lines

$$2.25 PW \cdot PL \times .4 \times 10^{-4} + 2.25 PW \cdot 12W \cdot .4 \times 10^{-4} \text{ pf}$$

$$= PW \cdot PL \times 10^{-4} + 112 PW \cdot W \times 10^{-4}$$

1/3"

12  $\mu\text{m}^2$

2.5  $\mu\text{m}/\text{in}$

5  $\text{cm}/\text{in}$

60

Capacitance of poly lines

$$(PL + 112W) PW \times 10^{-4}$$

length in  $\lambda$

$$PL = 125$$

$$PW = 2$$

$$W = 5$$

$$(125 + 600) 2 \times 10^{-4}$$

$$1500 \times 10^{-4}$$


$$\text{pf} = 1.5 \times 10^{-1} = .7 \times 10^{-1}$$

read lines/processor


write lines/processor

1/4

# metal capacitance in selectors processor



$$\begin{aligned}
 MW & \text{ width of metal} = 3\lambda \\
 ML & \text{ length of metal} = 125\lambda \\
 GW & \text{ width of gate} = 6\lambda = 5 \\
 GL & \text{ length of gate} = 2 \\
 A_p & \text{ area of poly} = 16 + GL(3 + GW)
 \end{aligned}$$



metalline cap

$$M_w M_L \lambda = 2.25 M_w M_L \lambda^2$$

$$= M_w M_L \lambda^2 \times 10^{-4} \text{ p f}$$

poly line cap

$$\begin{aligned}
 &= GW \cdot GL \cdot 2.25 \times 10^{-4} \text{ p f} \\
 &= 10 GW \cdot GL \times 10^{-4}
 \end{aligned}$$

$$\text{rest} = A_p \cdot 4 \times 10^{-4}$$

$$= 7 + .4 GL(3 + GW)$$

$$= (7 + .4 GL(3 + GW)) \times 10^{-4}$$

$$\begin{aligned}
 \text{total Cap} &= [M_w M_L \lambda^2 + 7 + .4 GL(3 + GW)] \times 10^{-4} \\
 &= 3.75 \times 10^{-4} = .37 \times 10^{-1} \text{ p f}
 \end{aligned}$$

$$\text{total resistance} = \frac{ML}{MW} \times .03 \Omega$$

$$= 100 \Omega$$




metal migration

1.5 mA/ $\mu$

4009  
4009

$$m \delta = 125$$

$$P \delta = 16 \cdot (m \delta + 3)$$



ALU delays per ALU

instruction bits ~~comparing~~

$$C_{\text{metal}} = \frac{m_l}{m_w} \cdot m_l \cdot \text{PL} \times 10^{-4} \text{ pF} = 400 \times 10^{-4}$$

$$\text{poly} = \text{PL} \cdot \text{PW} \times 10^{-4} \text{ pF} = 200 \times 10^{-4}$$

$$\text{gate} = 4 \cdot \text{PW} \cdot \text{GW} \times 10^{-4} \text{ pF} = 32 \times 10^{-4}$$

$$600 \times 10^{-4} \text{ pF} / \text{ALU}$$

PL

$$m_w = 3$$

$$m_l = 125$$

$$\text{PL} = 100$$

$$\text{PW} = 2$$

$$\text{GW} = 4$$

res

$$\text{metal} = \frac{m_l}{m_w} \cdot m_l / m_w (0.03 \Omega) = 10 \Omega$$

$$\text{poly} = \text{PL} / \text{PW} \cdot 50 \Omega = 2500 \Omega$$

gate = since it's at the end of the line the R doesn't matter

$$= 2500 \Omega$$

decoder lines

Cap



$$\text{PL} = 100$$

$$\text{PW} = 2$$

$$\text{GW} = 74 \quad (2 \text{ for test chips})$$

$$C_{\text{poly}} = \text{PL} \cdot \text{PW} \times 10^{-4} \text{ pF} = 200 \times 10^{-4} \text{ pF}$$

$$\text{gate} = 16 \cdot \text{PW} \cdot \text{GW} \times 10^{-4} = 120 \times 10^{-4} \text{ pF} \quad \text{for } \text{GW} = 4$$

$$60 \times 10^{-4} \text{ pF} \quad \text{for } \text{GW} = 2$$


$$320 \times 10^{-4} \text{ pF}$$

$$260 \text{ for } \text{GW} = 2$$

Res

$$\text{PL} / \text{PW} \cdot 50 \Omega = 2500 \Omega$$

# ALU schematic w/L for ALU test chip



$$RC = T$$

$$P = 10^{-12}$$

$$h = 10^{-9}$$



$$\mu = 10^{-6}$$

w/L

2/4

4/2


2/4/8








demands on flag circuit  
 during Read cycle must be able  
 to "feed through" many ALU's  
 (really it's before write)




in  
 Next RAM bit → control, RAM bit


6500μx 2700μ 1.5μ/7μ

Cat's Flaps






write selector




$\frac{1}{2}$      $\frac{2}{4}$



# Cards flags with decode on top



(year)



$$\begin{array}{ccccccc}
 \overbrace{7 \times 7}^{50} & \overbrace{(7 \times 7 + 10) \times 2}^{170} & \overbrace{20}^{20} & \overbrace{(8 \times 7 + 10) \times 3}^{200} & \overbrace{68}^{68} & \overbrace{10}^{10} & = 500
 \end{array}$$

The decode on top means that if Buses are needed then one of its bits are put high, otherwise low

66  
3  
100  
10






$$\begin{array}{l}
 16 \times N + 14 \\
 N = 7 \quad 56 \\
 N = 8 \quad 62
 \end{array}$$

$$\begin{array}{l}
 4/4 = 1
 \end{array}$$

Carls plays with decoders inside

(Yuk)



Reasons for Debug


Test vectors

Transient errors - router processor

Hard errors

router readout on screen case

(Bit to inhibit Global to disable)



CIL  
Instruction parity latch  
Instruction Latch  
Bad wire (opt)  
router readout  
chip select  
chip disable

want to write  
~~router readout bits~~  
Freeze  
Bad wire  
chip disable  
router readout


← opt  
← opt  
← opt  
← opt

per chip  
configurable


Separate grid for pads & stuff  
hang from pads

30pin 100

Instruction to latch into shift register to read state  
Instruction to shift  
Instruction to put shift reg back



Router special mode to read state



Refresh cycle does not happen during Refresh cycle

4 Mem  
1 PM  
1 Refresh  
1 Instruction



on daisy input < ring

↑ read the ring (instruction)  
↓

Bits in state make snap shot if hasn't happened



- 0 Bit
- wr <sup>E.F</sup> freeze
- wr Chip select flip flop
- wr chip disable FF per chip
- wr Router "Dump your guts mode"
- wr Bad wire each parity
- PO Box instruction Phase 1 Phase 2
- CIA Flip Flops
- router misc (message, msg out, msg ack)
- CIA eventually
- misc (global? news?)

Instructions


- Snap shot
- load into local register (pop)
- check parity → global (release) (crackle)
- ~~enable ring input / (2 or ring)~~
- pull ring (with ~~the~~ State Shift rego)
- Shift output / daisy

Editor  
Ershin


CIU



safe RAM Shared Driver idea BLK 5/8/83




During  $\Phi_4$  the bit line is pulled down  
or left high



170  
4  
680



And



Daisy

even  
(Friday)

*also <kahle.gpre>default.prm*

1, recent,,

Return-path: <VLSI@USC-ISIF>

Date: 12 May 1983 8:15AM-PDT

From: The MOSIS System <VLSI at USC-ISIF> (send requests to MOSIS@ISIF)

To: kahle@mc.

Subject: TOPIC: m2na.prm

\*\*\* EOOH \*\*\*

Date: Thursday, 12 May 1983 11:15-EDT

From: The MOSIS System <VLSI at USC-ISIF> (send requests to MOSIS@ISIF)

To: kahle at mc

Re: TOPIC: m2na.prm

;PS:<MOSIS.INFO>M2NA.PRM.2, 29-Jan-83 15:10:13, Ed: B-SMITH@USC-ISIF

M2NA ISI Accutest, HP/Sierracin, NMOS/MC2, 3 in, 3u, (Level = 2)

10 wafers probed, total number of dies: 420

# EXECUTIVE SUMMARY

Tst	Count	Mean	Sigma	Sig/Mean	
34	419	0.791	0.01	1.36%	(V) Vth Large Enh (Vbs = 0)
45	360	-3.109	0.66	-21.14%	(V) Vth Large Dep (Vbs = 0)
11	419	4.158	0.54	13.05%	(um) Metal Width Narrow (3 Lambda)
84	305	3.000	0.20	6.67%	(um) Poly Width Narrow (2 Lambda)
87	418	2.558	0.14	5.45%	(um) Diff Width Narrow (2 Lambda)
65	376	1.986	0.19	9.74%	(V) Vinv (K8)
69	339	2.393	0.13	5.26%	(V) Vinv (K4)
80	372	18.489	3.93	21.27%	(MHz) Ring Freq 5.0V



## COMPLETE TEST RESULTS

Tst	Count	Mean	Sigma	Sig/Mean		
1	339	-3.092	0.65	-20.98%	(V)	Vth Dep Length 10L Width 2L
2	417	0.395	0.11	27.12%	(ua/v)	Slope Dep Width 2L
3	332	-3.010	0.56	-18.51%	(V)	Vth Dep Width 4L
4	416	0.843	0.23	27.26%	(ua/v)	Slope Dep Width 4L
5	335	-3.559	0.91	-25.55%	(V)	Vth Dep Width 8L
6	417	1.503	0.48	31.66%	(ua/v)	Slope Dep Width 8L
7	341	-3.437	0.66	-19.10%	(V)	Vth Dep Length 2L Width 2L
8	417	1.633	0.47	28.86%	(ua/v)	Slope Dep Length 2L Width 2L
14	419	0.780	0.01	1.18%	(V)	Vth Enh Width 10L Length 2L
15	419	12.296	0.68	5.52%	(ua/v)	Slope Enh Length 2L
16	418	0.787	0.01	1.19%	(V)	Vth Enh Length 4L
17	418	6.436	0.18	2.83%	(ua/v)	Slope Enh Length 4L
18	419	0.796	0.01	1.40%	(V)	Vth Enh Length 8L
19	419	3.235	0.06	1.89%	(ua/v)	Slope Enh Length 8L
20	331	-3.623	0.71	-19.57%	(V)	Vth Dep Length 2L
21	419	8.053	2.47	30.64%	(ua/v)	Slope Dep Length 2L
22	338	-3.207	0.53	-16.46%	(V)	Vth Dep Length 4L
23	419	5.063	1.43	28.24%	(ua/v)	Slope Dep Length 4L
24	344	-3.058	0.59	-19.35%	(V)	Vth Dep Length 8L
25	417	2.885	0.81	28.20%	(ua/v)	Slope Dep Length 8L
26	418	0.847	0.01	1.68%	(V)	Vth Enh Length 10L Width 2L
27	416	0.451	0.02	4.36%	(ua/v)	Slope Enh Width 2L
28	418	0.812	0.01	1.06%	(V)	Vth Enh Width 4L
29	418	0.955	0.03	2.66%	(ua/v)	Slope Enh Width 4L
30	418	0.800	0.01	1.11%	(V)	Vth Enh Width 8L
31	418	1.982	0.04	1.78%	(ua/v)	Slope Enh Width 8L
32	417	0.822	0.01	1.38%	(V)	Vth Enh Length 2L Width 2L
33	417	2.198	0.16	7.31%	(ua/v)	Slope Enh Length 2L Width 2L
34	419	0.791	0.01	1.36%	(V)	Vth Large Enh (Vbs = 0)
35	419	2.620	0.03	1.18%	(ua/v)	Slope Large Enh (Vbs = 0)
36	419	52.404	0.62	1.18%	(ua/v**2)	Kp Large Enh (Vbs = 0)
37	419	1.142	0.02	1.41%	(V)	Vth Large Enh (Vbs = -1)
38	419	2.537	0.03	1.23%	(ua/v)	Slope Large Enh (Vbs = -1)
39	419	50.748	0.62	1.23%	(ua/v**2)	Kp Large Enh (Vbs = -1)
40	419	0.751	0.02	2.73%	(V**-0.5)	Gamma Lg Enh (Vbs = 0,-1)
41	419	1.460	0.02	1.41%	(V)	Vth Large Enh (Vbs = -5)
42	419	2.456	0.03	1.26%	(ua/v)	Slope Large Enh (Vbs = -5)
43	419	49.111	0.62	1.26%	(ua/v**2)	Kp Large Enh (Vbs = -5)
44	419	0.293	0.01	2.89%	(V**-0.5)	Gamma Lg Enh (Vbs = -1,-5)
45	360	-3.109	0.66	-21.14%	(V)	Vth Large Dep (Vbs = 0)
46	419	2.403	0.56	23.47%	(ua/v)	Slope Large Dep (Vbs = 0)
47	419	48.054	11.28	23.47%	(ua/v**2)	Kp Large Dep (Vbs = 0)
48	330	-2.772	0.23	-8.13%	(V)	Vth Large Dep (Vbs = -1)
49	411	2.359	0.62	26.26%	(ua/v)	Slope Large Dep (Vbs = -1)
50	411	47.171	12.39	26.26%	(ua/v**2)	Kp Large Dep (Vbs = -1)
51	325	0.296	0.13	44.43%	(V**-0.5)	Gamma Lg Dep (Vbs = 0,-1)
52	333	-2.520	0.21	-8.42%	(V)	Vth Large Dep (Vbs = -5)
53	413	2.358	0.62	26.45%	(ua/v)	Slope Large Dep (Vbs = -5)
54	413	47.159	12.48	26.45%	(ua/v**2)	Kp Large Dep (Vbs = -5)
55	370	0.292	0.22	73.99%	(V**-0.5)	Gamma Lg Dep (Vbs = -1,-5)
56	419	0.027	0.00	10.54%	(nA)	Idss Large Enh
57	420	106.379	7.26	6.82%	(pF)	Gate Capacitor (Vgate = 5V)
58	416	0.028	0.04	125.50%	(nA)	Gate (Cap) Leak
59	344	0.335	0.14	42.59%	(V)	Vout Z Pulsed (K12)
60	0	0.000	0.00	42.59%	(V)	Vinv Pulsed (K12)
61	417	1.889	0.39	20.54%	(V)	Vinv (K12)
62	375	-10.112	2.57	-25.45%		Gain at Vinv (K12)
63	331	0.496	0.12	24.79%	(V)	Vout Z Pulsed (K8)
64	0	0.000	0.00	24.79%	(V)	Vinv Pulsed (K8)
65	376	1.986	0.19	9.74%	(V)	Vinv (K8)
66	376	-7.759	2.02	-26.00%		Gain at Vinv (K8)
67	419	5.000	0.00	0.03%	(V)	Vout high (K4)

68	338	0.381	0.09	24.34%	(V)	Vout low	(K4)
69	339	2.393	0.13	5.26%	(V)	Vinv	(K4)
70	334	-4.795	0.74	-15.43%		Gain at Vinv	(K4)
75	418	12.998	0.79	6.06%	(V)	V Metalfield Vbs = 0, Id = 1ua	
76	419	19.718	0.70	3.53%	(V)	V Metalfield Vbs = -1, Id = 1ua	
77	1	19.240	0.00	0.00%	(V)	V Polyfield Vbs = 0, Id = 1ua	
78	419	12.158	0.36	2.99%	(V)	V Polyfield Vbs = -1, Id = 1ua	
79	372	18.721	3.56	19.00%	(MHz)	Ring Freq 4.0V	
80	372	18.489	3.93	21.27%	(MHz)	Ring Freq 5.0V	
81	372	17.964	4.21	23.42%	(MHz)	Ring Freq 6.0V	
9	418	33.590	1.29	3.85%	(mOhm/sq)	Metal Sheet Resisitance	
10	419	7.213	3.56	49.29%	(um)	Metal Width Wide (3 Lambda + 3 um)	
11	419	4.158	0.54	13.05%	(um)	Metal Width Narrow (3 Lambda)	
82	305	30.680	3.21	10.45%	(Ohm/sq)	Polysheet Resistance	
83	305	5.939	0.27	4.59%	(um)	Poly Width Wide (2 Lambda + 3 um)	
84	305	3.000	0.20	6.57%	(um)	Poly Width Narrow (2 Lambda)	
85	419	42.542	0.62	1.45%	(Ohm/sq)	Diffusion Resistance	
86	418	5.293	0.14	2.60%	(um)	Diff Width Wide (2 Lambda + 3 um)	
87	418	2.558	0.14	5.45%	(um)	Diff Width Narrow (2 Lambda)	
88	360	8.533	0.59	6.94%	(Ohm)	M/D Contact Resistance (1Ma)	
89	415	0.006	0.04	633.12%	(mV)	M/D Contact Vsum (1Ma)	
90	365	8.469	0.59	7.00%	(Ohm)	M/D Contact Resistance (10Ma)	
91	4	0.304	1.14	375.78%	(mV)	M/D Contact Vsum (10Ma)	
12	420	3.133	0.22	6.88%	(Ohm)	Buried Contact Resistance	
13	416	1.013	0.32	31.56%	(mV)	Buried Contact Vsum	
71	419	5.242	0.73	13.90%	(Ohm)	M/P Contact Resistance (1Ma)	
72	418	0.025	0.01	30.77%	(mV)	M/P Contact Vsum (1Ma)	
73	419	5.197	0.73	13.97%	(Ohm)	M/P Contact Resistance (10Ma)	
74	420	-0.772	0.16	-20.98%	(mV)	M/P Contact Vsum (10Ma)	

End of run

tems. Designs implemented according to these rules are easily scaled and may have reasonable longevity.

## 2.7 ELECTRICAL PARAMETERS

By satisfying the constraints imposed by the design rules, designers may create circuit layout patterns with the knowledge that the appropriate transistors, lines, etc., produced by the wafer-fabrication process will be as originally specified in their layout patterns. To complete a design it is necessary to also know the electrical parameters of the transistors, diffused layers, polysilicon layers, etc., so that the performance of circuits can be evaluated. The resistances per square of the various layers and the capacitance per square micron with respect to underlying substrate are shown in Table 2.1. Note that the resistance of a square of material contacted along two opposite sides is independent of the size of the square and equals the resistivity of the material divided by its thickness. The tabulated values are typical of processes running in 1978. As the circuit dimensions are scaled down by dividing by a factor  $\alpha$ , the parameters scale approximately as described in the table.

The relative resistance values of metal, diffusion, poly, and drain-to-source paths of transistors are quite different. Diffused layers and good polysilicon layers have more than one hundred times the resistance per square area of the metal layer. A fully turned-on transistor has approximately one thousand times the resistance of the diffused and polysilicon layers. The capacitances are not as wildly different as the resistances of the various layers. Compare the capacitances in Table 2.1 to the gate-to-channel capacitance, as a reference. The diffused areas typically have one fourth the capacitance per square micron. Polysilicon on thick oxide has approximately one tenth, and the metal layer slightly less than one tenth, of the gate-channel capacitance per square micron.

The relative values of the resistances and capacitances are not expected to vary dramatically as the processes evolve toward smaller dimensions, with the exception of the transistor resistance per square, which is independent of  $\alpha$ .

Table 2.1 Typical MOS electrical parameters (1978).

Resistances		
Metal	$\approx 0.03 \text{ ohms}/\square$	(Resistances/square scale <i>up</i> by $\alpha$ , as dimensions scale <i>down</i> by $\alpha$ , except that the transistor $R/\square$ is independent of $\alpha$ .)
Diffusion	$\approx 10 \text{ ohms}/\square$	
Poly	$\approx 15\text{-}100 \text{ ohms}/\square$	
Transistor	$\approx 10^4 \text{ ohms}/\square$	
Capacitances		
Gate-channel	$\approx 4 \times 10^{-4} \text{ pf}/\mu\text{m}^2$	(Capacitances/micron <sup>2</sup> scale <i>up</i> by $\alpha$ , as dimensions scale <i>down</i> by $\alpha$ .)
Diffusion	$\approx 1 \times 10^{-4} \text{ pf}/\mu\text{m}^2$	
Poly	$\approx 0.4 \times 10^{-4} \text{ pf}/\mu\text{m}^2$	
Metal	$\approx 0.3 \times 10^{-4} \text{ pf}/\mu\text{m}^2$	


buried contact

poly sidewall  
 $5 \times 10^{-4} \text{ pf}/\mu\text{m}$

$\text{f}/\text{m}^2 =$

$10^{12} \text{ pf}/(10^6 \mu\text{m})^2$

ps, ss  
 29/17 design notes



+

125  
500x  
250 poly  
5x gate